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INTEGRATION OF MONOLAYER 
GRAPHENE WITH A SEMICONDUCTOR 
DEVICE 
FIG . 12 illustrates data plots showing a frequency 
response of the CMOS device to exposure of varying 
concentrations of NO2 for different supply voltages . 
RELATED APPLICATIONS DESCRIPTION OF PARTICULAR 
EMBODIMENT ( S ) 
This application claims priority to U . S . Provisional Appli 
cation Ser . No . 62 / 346 , 744 filed Jun . 7 , 2016 , and which is In the following description , details are set forth by way of example to facilitate discussion of the disclosed subject incorporated herein by reference in its entirety . 10 matter . It should be apparent to a person of ordinary skill in 
BACKGROUND the field , however , that the disclosed embodiments are exemplary and not exhaustive of all possible embodiments . 
Field of the Disclosure As noted previously , gas sensors of increasingly greater 
This disclosure relates generally to semiconductor sensitivity , faster response time and portability are desired 15 for many industrial applications . Furthermore , a gas sensor devices and , more particularly , to integration of monolayer that is coupled with back - end complimentary metal - oxide graphene with a semiconductor device for gas sensing semiconductor ( CMOS ) amplification and analysis circuitry applications . also provides advantages from tighter system integration , 
Description of the Related Art which may improve functionality and may lower power 
Detecting presence of gas molecules is important for 20 consumption and cost . In general , integration of gas sensors 
controlling chemical processes , safety systems , and indus - with semiconductor devices enables industrial scale manu 
trial and medical applications . Despite progress in develop - facturing at low cost , which is advantageous for many 
ing and improving various types of gas sensors , sensors with applications . 
higher sensitivity , selectivity , lower sensing limit , and lower Current electrochemical sensors may provide suitable 
cost that can perform at room temperature remain desirable . 25 response times for certain applications , but may have inher 
Graphene is a promising candidate for gas sensing applica - ently limited response time due to diffusion processes 
tions due to its unique transport properties , exceptionally through an electrolyte . Furthermore , solid state metal oxide 
high surface - to - volume ratio , and low electrical noise . semiconductor ( MOS ) sensors may suffer from high internal 
resistance , and may be operational at high temperatures to 
BRIEF DESCRIPTION OF THE DRAWINGS 30 activate the MOS surface . Oxygen from the air may bind to 
the surface at high temperatures ( usually > 400 C ) to form an 
A more complete understanding of the present embodi - active sensing layer at the MOS surface , while the sensing 
ments and advantages thereof may be acquired by referring mechanism of MOS sensors may be a redox reaction 
to the following description taken in conjunction with the between the gas analyte and the MOS surface . As a result , 
accompanying drawings , which relate to embodiments of 35 liments of 35 MOS sensors may be difficult to integrate in a low - power 
the present disclosure . The patent or application file contains CMOS package . The discovery of graphene and the subsequent progress in at least one drawing executed in color . Copies of this patent nanotechnology and nanomaterials have led to ultra - sensi or patent application publication with color drawings will be tive room - temperature sensors that can detect individual provided by the Office upon request and payment of the 1 40 analyte molecules , such as nitrogen dioxide ( NO2 ) . Certain necessary fee . key factors of graphene as a sensor material include unique 
FIG . 1 illustrates selected elements of an example of a transport properties , extremely high surface - to - volume ratio , ring oscillator circuit comprising monolayer graphene ; and low electrical noise . Electronic states of graphene may FIG . 2 schematically illustrates an overview of the pro be affected by adsorbed gas molecules and the charge 
cess for integrating monolayer graphene with a semicon - 45 transfer between graphene and the adsorbed gas molecules 
ductor device ; can modify carrier concentration without altering mobility . 
FIG . 3 is a micrograph image of the CMOS device prior As will be described in further detail , the inventors of the 
to transfer and integration of monolayer graphene with a present disclosure have integrated monolayer graphene with 
CMOS device ; a semiconductor device for gas sensing applications . The 
FIGS . 4A , 4B , and 4C are depictions of magnified views 50 monolayer graphene integrated with a semiconductor device 
of a single monolayer graphene channel ; disclosed herein is compatible with CMOS technology , 
FIGS . 5A , 5B , and 5C illustrate results for Raman spec - which is desirable for industrial scale low - power implemen 
troscopy of a single monolayer graphene channel ; tation . The monolayer graphene integrated with a semicon 
FIG . 6 illustrates signal plots showing a frequency ductor device disclosed herein is compatible with various 
response of the CMOS device after transfer and electrical 55 semiconductor technologies and substrates . The monolayer 
connection of the monolayer graphene channels with a graphene integrated with a semiconductor device disclosed 
CMOS ring oscillator ; herein may be fabricated with relatively few post - CMOS 
FIG . 7 illustrates a cross - sectional schematic view of processing steps for relatively simple and low cost fabrica 
interconnect vias ; tion . 
FIG . 8 illustrates atomic force microscopy ( AFM ) mea - 60 Turning now to the drawings , FIG . 1 illustrates selected 
surements of an actual interconnect via ; elements of an example of a ring oscillator circuit compris 
FIGS . 9A and 9B are cross - sectional schematic illustra - ing monolayer graphene for gas sensing applications . It is 
tions of the interconnect vias ; noted that FIG . 1 is not drawn to scale and is a schematic 
FIG . 10 is a layout mask image of the CMOS device prior illustration . As shown in FIG . 1 , the ring oscillator circuit is 
to monolayer graphene transfer ; 65 a 5 - stage oscillator that may be implemented in a CMOS 
FIG . 11 illustrates selected elements of a block diagram of semiconductor . Using the ring oscillator circuit , small 
a measurement system for performing gas sensor tests ; and changes in the electronic properties of the monolayer gra 
noted 
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phene , such as resistivity , under exposure to analyte gases , graphene in FIG . 2 step 2 was synthesized via chemical 
such as nitrogen dioxide ( NO2 ) , may be detected and mea vapor deposition ( CVD ) . The CVD graphene was then 
sured . transferred to the surface of the CMOS device as shown . The 
As will be described in further detail below , the mono thickness and quality of graphene samples was evaluated 
layer graphene is introduced onto a top surface of a CMOS 5 MOS 5 with Raman spectroscopy ( see also FIGS . 5B and 5C ) , using a neodymium - doped yttrium aluminum garnet ( Nd : YAG ) semiconductor device that has been prepared with the ring laser at 532 nm wavelength under ambient conditions . oscillator circuit and with interconnect vias that bridge the Then , as shown in FIG . 2 , step 3 , monolayer graphene 
stages of the oscillator . The monolayer graphene is formed channels on the surface of the CMOS chip were patterned 
on the top surface of the CMOS semiconductor device and 10 using electron beam lithography and etched using a low 
connected using metal layer deposition to the interconnect power reactive - ion - etch process in oxygen plasma . The 
vias formed through a passivation layer otherwise covering monolayer graphene channels were formed over the passi 
the CMOS semiconductor device . vation layer for a plurality of interconnect vias prepared on 
Referring now to FIG . 2 , an overview of the process for the CMOS device . 
integrating monolayer graphene with a semiconductor As shown in step 4 in FIG . 2 , electrical contacts to the 
device is schematically illustrated . It is noted that FIG . 2 is monolayer graphene channel were made using electron 
not drawing to scale . In FIG . 2 , four ( 4 ) steps are shown of beam lithography followed by deposition of titanium Ti ( 5 
the semiconductor device with a top view on the left side and nm ) / gold Au ( 45 nm ) using e - beam evaporation and a lift - off 
a corresponding cross - sectional view on the right side . process . Each electrical contact spanned from one end of the 
In step 1 at the top of FIG . 2 , a CMOS device ( shown as monolayer graphene channel to the M6 contact in an adja 
a CMOS Chip ) is provided . The CMOS device may be - cent interconnect via . The electrical contacts comprising 
externally fabricated for subsequent integration of the mono - Ti / Au were approximately 50 nm thick . In this manner , the 
layer graphene . The CMOS device may include the ring monolayer graphene was integrated into the functional ring 
oscillator circuit shown in FIG . 1 . In various embodiments , oscillator circuit depicted in FIG . 1 . 
the CMOS device may be fabricated with various function - As illustrated in FIG . 2 , the post - CMOS processing steps 
ality , such as for gas sensing applications , including , but not ~ involved in the integrated monolayer graphene semiconduc 
limited to , sensor activation , sensor passivation , sensor tor device disclosed herein are relatively simple , which is 
power , sensor interconnects , signal conditioning , signal advantageous . Table 1 below compares the post - CMOS 
amplification , digital signal processing , and signal output , processing steps in the integrated monolayer graphene semi 
among other functions . As shown in FIG . 2 at step 1 , a single conductor device disclosed herein with three published prior 
monolayer graphene interconnect is shown with two vias art references disclosing graphene integration into semicon 
through the passivation layer . In the cross - section view on ductor devices . In Table 1 , Reference 1 is X . Y . Chen , D . 
the right side , the different metallization layers of the CMOS Akinwande , K . J . Lee , G . F . Close , S . Yasuda , B . C . Paul , S . 
device are represented as black blocks and are labeled Mi , Fujita , J . Kong , and H . S . P . Wong , “ Fully Integrated 
M2 , M3 , M4 , M5 , and M6 in sequential order from an af Graphene and Carbon Nanotube Interconnects for Gigahertz 
underlying substrate towards the passivation layer . It is High - Speed CMOS Electronics , ” IEEE Transactions on 
noted that various elements in the CMOS device are not Electron Devices , vol . 57 , pp . 3137 - 3143 , November 2010 ; 
shown in FIG . 2 for descriptive clarity . The contacts for the Reference2 is K . J . Lee , M . Qazi , J . Kong , and A . P . 
monolayer graphene are provided in the M6 metallization Chandrakasan , “ Low - Swing Signaling on Monolithically 
layer of the CMOS device , which are exposed by the Integrated Global Graphene Interconnects , ” IEEE Transac 
interconnect vias . It is noted that the CMOS device shown to tions on Electron Devices , vol . 57 , pp . 3418 - 3425 , Decem 
in step 1 of FIG . 2 may be externally fabricated for subse - ber 2010 ; and Reference3 is K . J . Lee , H . Park , J . Kong , and 
quent integration with monolayer graphene , as disclosed A . P . Chandrakasan , “ Demonstration of a Subthreshold 
herein , which may be economically and logistically desir - FPGA Using Monolithically Integrated Graphene Intercon 
able . It is further noted that sidewalls of the interconnect vias nects , ” IEEE Transactions on Electron Devices , vol . 60 , pp . 
are purposefully designed with a lower angle than 90 383 - 390 , January 2013 . As evident from Table 1 , the meth 
degrees to promote reliable contact of the monolayer gra ods and operations disclosed herein for forming the inte 
phene with the M6 contacts ( see also step 4 , FIG . 2 ) . grated monolayer graphene semiconductor device are 
As shown in step 2 in FIG . 2 , monolayer graphene is reduced in scope and complexity compared to the published 
transferred to the entire surface of the CMOS device . The references , which is desirable and economically beneficial . 
TABLE 1 
Comparison of methods to integrate graphene into a semiconductor device . 
Disclosed herein Prior Art Referencel Prior Art Reference2 Prior Art Reference3 
a ) Transfer and 
pattern of monolayer 
graphene ; and 
b ) Deposit Ti / Au 
electrical contacts . 
a ) Transfer and 
pattern of graphene ; 
b ) Deposit Cr / Au 
contacts ; 
c ) Etch via holes 
through passivation 
layer ; and 
d ) Deposit Ti contact 
to establish electrical 
connection . 
a ) Transfer and 
pattern of graphene ; 
b ) Deposit Ti / Pt 
contacts ; 
c ) Etch via holes 
through passivation 
layer ; and 
d ) Deposit via plug . 
a ) Etch via holes 
through passivation 
layer ; 
b ) Deposit via plug ; 
c ) Transfer and 
pattern of graphene ; 
and 
d ) Deposit contacts . 
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Referring now to FIG . 3 , a micrograph image of the under exposure to NO , verifies that the ring oscillator circuit 
CMOS device prior to monolayer graphene deposition is device has been properly constructed within the delivered 
shown . The image in FIG . 3 accordingly corresponds to the CMOS device , the monolayer graphene has been success 
state of the CMOS device depicted in FIG . 2 step 1 . For fully integrated with the CMOS device , and the device is 
example , the CMOS device depicted in FIG . 3 may be in the 5 functioning as a sensor . 
state delivered by a supplier . Visible in FIG . 3 are locations Referring now to FIG . 7 , a cross - sectional schematic 
302 corresponding to individual monolayer graphene chan - illustration of the interconnect vias is shown . Specifically , on 
nels . The locations 302 each have two interconnect vias on the left side , FIG . 7 illustrates that the side walls of the 
either side for the electrical contacts to the monolayer interconnect via have been etched to have an angle less than 
graphene that are subsequently deposited , as described 10 90° , which was found to be beneficial in forming the 
above with respect to FIG . 2 . Also visible in FIG . 3 are electrical connections to the monolayer graphene channel . A 
alignment marks 304 , which may be used for various sidewall angle of less than 90º improves the contact reli 
patterning and transfer steps . ability between the monolayer graphene and the M6 metal 
Referring now to FIGS . 4A , 4B , and 4C , magnified views lization layer during the subsequent Ti / Au metal deposition , 
of a single monolayer graphene channel connected to the 15 as described above . The inclined sidewall angle of less than 
interconnect vias at each end are shown . FIG . 4A is a 90° may be formed by the supplier of the CMOS device 
microscope image using visible light that shows a magnified prior to integration of the monolayer graphene channels . 
view of a monolayer graphene channel corresponding to Also shown in the right side of FIG . 7 is an undesirable 
location 302 in FIG . 3 . Because FIG . 4A is taken using implementation of the interconnect vias having a sidewall 
visible light , the monolayer graphene channel is not visible , angle of greater than 90° . 
but the electrical contacts to the interconnect vias are visible . 20 Referring now to FIG . 8 , atomic force microscopy ( AFM ) 
FIG . 4B is a scanning electron microscope ( SEM ) image of measurements of an actual interconnect via are shown . In 
the same monolayer graphene channel shown in FIG . 4A . In FIG . 8 , the dimensions are shown in micrometers ( um ) . In 
FIG . 4B , a monolayer graphene channel 404 is visible as a FIG . 8 , the angled sidewall having a sidewall angle of less 
dark region between the interconnect vias . FIG . 4C is a than 90° is visible in the height profile of the passivation 
schematic illustration of the same monolayer graphene chan - 25 layer of the interconnect via . 
nel shown in FIGS . 4A and 4B , illustrating the layout of the Referring now to FIGS . 9A and 9B , cross - sectional sche 
M6 metallization layer pad in the interconnect via , the Ti / Au matic illustrations of the interconnect vias are shown . In 
electrical contacts , and the monolayer graphene channel . FIG . 9A , a surface plane 902 indicates the plane where the 
Referring now to FIGS . 5A , 5B , and 5C , results for monolayer graphene channel is deposited . Because of the 
Raman spectroscopy at three distinct points of a single 30 layout of the underlying metallization layers , including the 
monolayer graphene channel are illustrated . In FIG . 5A , the M6 metallization layer , and the conformity of the subse 
SEM micrograph of FIG . 4B is shown with the three points quent oxide and nitride layers , the surface topography of the 
along a line extending from one interconnect via to the other CMOS device may deviate from surface plane 902 , as 
spanning across the monolayer graphene channel . A first shown in FIG . 9A . As a result of the poor planarity , the 
point ( Point 1 ) and a third point ( Point 3 ) are located at the 25 post - CMOS processing steps described above may be sub 
Ti / Au electrical contacts to the M6 metallization layer ject to poor connection reliability and thus , poor overall 
formed over the interconnect vias . A second point ( Point 2 ) yields , because the monolayer graphene and the subsequent 
is located at the monolayer graphene channel . In FIG . 5B , electrical contacts may be disrupted . In FIG . 9B , a modified 
Raman spectroscopy results of each of the three points design for the interconnect via is illustrated including an 
described in FIG . 5A are shown . The Raman spectra at the additional metal pad 904 in the M6 metallization layer 
first point and at the third point do not show any graphene 40 located between the interconnect vias . As a result of addi 
peaks . The Raman spectra at the second point shows G and tional metal pad 904 , the planarization of the surface of the 
2D peaks that are characteristic of graphene . FIG . 5C shows CMOS device conforms better to surface plane 902 , and the 
the 2D peak intensity along the line shown in FIG . 5A , and topography variation between the monolayer graphene 
illustrates the continuity of graphene across the channel . The channel and the electrical contacts to the interconnect vias is 
Raman spectra at the second point showed a symmetric 2D 45 reduced . As a result , the overall yields for integration of 
peak with full width at half maximum ( FWHM ) of about 28 monolayer graphene with a semiconductor device , as 
cm - , a 2D peak to G peak intensity ratio ( I ( 2D ) / I ( G ) ) described herein , may be improved . 
greater than about 3 , and a negligible ratio of D peak to G Referring now to FIG . 10 , a layout mask image of the 
peak intensity ( I ( D ) / I ( G ) ) , which is indicative of high qual - CMOS device prior to monolayer graphene transfer is 
ity monolayer graphene . 50 shown . Specifically , FIG . 10 illustrates the layout mask 
Referring now to FIG . 6 , signal plots showing a frequency image for the M6 metallization layer referenced previously . 
response of the CMOS device after monolayer graphene In particular , FIG . 10 shows the locations of additional metal 
transfer and electrical connection of the monolayer graphene pads 904 to improve planarization of the monolayer gra 
channels are shown . The signal plots shown in FIG . 6 are phene surface topology , as described previously with respect 
outputs of the ring oscillator circuit shown in FIG . 1 , which is to FIGS . 9A and 9B . It is noted that additional metal pads 
begins to generate an oscillating output when power is 904 may be added to all locations where the monolayer 
applied . In FIG . 6 , the blue plot shows a base output graphene channels are formed between interconnect vias , in 
frequency without exposure to an analyte gas , corresponding various embodiments . 
to O ppm . In FIG . 6 , the red plot shows a frequency shift Referring now to FIG . 11 , selected elements of a block 
under exposure to 100 ppm NO , flow in dry air . At the gas diagram of a measurement system for performing gas sensor 
sources , concentration of NO , gas was 100 parts per million ou tests is shown . The measurement system shown in FIG . 11 
( ppm ) in dry air . During measurements , the gas concentra - may be used to test the integrated monolayer graphene with 
tion in the measurement chamber was controlled using mass a semiconductor device , as described herein . The measure 
flow controllers ( MFCs ) ahead of a mixing manifold , with ment system includes a process chamber having a controlled 
N , as a diluting gas . In the case of FIG . 6 , no N , dilution gas atmosphere and accessible with test and measurement equip 
was flowed . The measurements described herein were car - 65 ment . The controlled atmosphere may be a vacuum or a 
ried out at a constant flow of gas at 500 Torr pressure and at desired pressure and flow rate of one or more analyte gases , 
room temperature . The observation of a frequency shift such as NO2 . Additionally , diluting gases such as N , and 
US 10 , 175 , 187 B2 
dried air may be employed in the controlled atmosphere . The forming interconnect vias comprising sidewalls 
measurements shown in FIGS . 6 and 12 may be performed through the passivation layer and establishing elec 
using the measurement system shown in FIG . 11 , which is trical connections to the ring oscillator circuit ; 
a schematic diagram and is not drawn to scale . patterning and etching the monolayer graphene to form 
Referring now to FIG . 12 , data plots showing a frequency 5 monolayer graphene channels each having two ends in 
response of the CMOS device to exposure of various con locations for electrically connecting the monolayer 
centrations of NO , for different supply voltages are shown . graphene channels to the interconnect vias at the top 
The measurement data shown in FIG . 12 were acquired surface of the CMOS device ; and 
using the CMOS device integrated with monolayer gra electrically connecting each end of each of the monolayer 
phene , as described herein . As described previously with 10 graphene channels to one corresponding interconnect 
respect to FIG . 6 , the ring oscillator circuit shown in FIG . 1 via per end . 
and included in the CMOS device generates a frequency 2 . The method of claim 1 , wherein the interconnect vias have a sidewall angle of less than 90° . output when a supply voltage is applied . In general , the 3 . The method of claim 1 , wherein the CMOS device output frequency of the ring oscillator circuit is directly 
proportional to the supply voltage . Furthermore , when the 15 at each of the locations underlying the monolaver graphene 
further comprises a metallic pad under the passivation layer 
monolayer graphene channels in the CMOS device are channels . exposed to NO , , the resistance of the monolayer graphene 4 . The method of claim 1 , wherein transferring the mono 
decreases , resulting in an increase in the oscillation fre layer graphene to the top surface of the CMOS device quency . FIG . 12 illustrates data showing that the frequency comprises chemical vapor deposition process for forming 
response is directly related to NO , concentration for differ - 20 the monolaver graphene 
ent supply voltages . Specifically , in FIG . 12 , for each supply 5 . The method of claim 1 , wherein patterning and etching voltage ( 1 . 2V , 1 . 4V , 1 . 6V , 1 . 8V ) an increase in the output ! the monolayer graphene to form the monolayer graphene frequency for increasing concentration of NO , gas ( 3 ppm , channels comprises processes of electron beam lithography 5 ppm , 10 ppm , 20 ppm , 60 ppm , 100 ppm ) is measured . In patterning and low - power reaction - ion - etching in oxygen 
between each successive concentration , a measurement with 25 + 25 plasma . 
no NO , ( NO , off ) was performed to recalibrate a baseline 6 . The method of claim 1 , wherein electrically connecting frequency , and it was observed that the frequency drops each end of each of the monolayer graphene channels to the slightly in the intermediate absence of NO , exposure due to one corresponding interconnect via per end comprises desorbing analyte . depositing metal contacts . 
In summary , the integration of monolayer graphene with 30 7 . The method of claim 6 . wherein the metal contacts 
a semiconductor device for gas sensing applications comprised of titanium ( Ti ) and / or gold ( Au ) . involves obtaining a CMOS device that is prepared to 8 . The method of claim 7 , wherein the metal contacts receive monolayer graphene channels . After population of comprised of a layer of Ti approximately 5 nm thick and a the monolayer graphene channels on the CMOS device , layer of Au approximately 45 nm thick . electrical contacts are formed at each end of the monolayer 35 layer 35 9 . The method of claim 1 , wherein electrically connecting graphene channels with interconnect vias having sidewalls each end of each of the monolayer graphene channels to the angled at less then 90° . Additional metallization pads are one corresponding interconnect via per end comprises using 
added at the location of the monolayer graphene channels to electron beam lithography followed by metal deposition improve planarity and reliability of the semiconductor pro using e - beam evaporation and lift - off processes . cessing involved . 40 10 . The method of claim 9 , wherein the metal deposition The above disclosed subject matter is to be considered comprises depositing titanium ( Ti ) and / or gold ( Au ) . 
illustrative , and not restrictive , and the appended claims are 11 . The method of claim 10 , wherein the depositing 
intended to cover all such modifications , enhancements , and comprises depositing a layer of Ti approximately 5 nm thick other embodiments which fall within the true spirit and and a layer of Au approximately 45 nm thick . scope of the present disclosure . Thus , to the maximum 45 45 12 . The method of claim 1 , wherein electrically connect extent allowed by law , the scope of the present disclosure is ing each end of each of the monolayer graphene channels to to be determined by the broadest permissible interpretation the one corresponding interconnect via per end comprises 
of the following claims and their equivalents , and shall not depositing metal that spans from the end of the monolayer be restricted or limited by the foregoing detailed description . graphene to the interconnect via . 
What is claimed is : 50 13 . The method of claim 12 , wherein electrically con 
1 . A method of preparing a gas sensor . the method necting each end of each of the monolayer graphene chan 
nels to the one corresponding interconnect via per end comprising : 
transferring monolayer graphene to a top surface of a comprises depositing metal that spans from the end of the 
CMOS device comprising : monolayer graphene to a metal pad in the interconnect via . 
forming a ring oscillator circuit ; 55 14 . The method of claim 1 , wherein the CMOS device further comprises a metallization layer beneath the passiva forming a passivation layer above the ring oscillator 
circuit that covers the top surface of the CMOS tion layer . 
device ; and * * * * * 
